



12. (a) Obtain the minimum SOP using quine Mc Clusky's method.

$$F = m_0 + m_2 + m_4 + m_8 + m_9 + m_{10} + m_{11} + m_{12} + m_{13}$$

Or

- (b) (i) Implement a full adder circuit using decoder and using multiplexer.  
(ii) Design a 2 bit magnitude comparator.
13. (a) Design a mod 6 counter using FFS. Draw the state transition diagram of the same.

Or

- (b) Design a sequential circuit with 4 flipflops ABCD. The next states of B,C,D is equal to the present states of A, B, C respectively. The next state of A is equal to the EXOR of present states of C and D.
14. (a) Describe the concept and working of PLA

Or

- (b) Describe the concept, working and application of FPGA.
15. (a) Write a VHDL program for 4 bit counter - Behavioral.

Or

- (b) Write a VHDL program of Demultiplexer  $1 \times 4$ .

PART C — (1 × 15 = 15 marks)

16. (a) Find the minimal SOP form for the following 6 variable switching function.  $f(x_1, x_2, x_3, x_4, x_5, x_6) = \sum m(2, 3, 6, 7, 10, 14, 18, 19, 22, 23, 27, 37, 42, 43, 45, 46, 58, 59)$ .

Implement the reduced function using NAND gates only.

Or

- (b) A sequential circuit has one flip flop Q, two inputs x and y and one output S. It consists of a full adder circuit connected to a 'D' flip flop as shown below.

Derive the state table and state diagram of the sequential circuit.

---